| Performance and Power Analysis of Time-multiplexed Execution on Dynamically Reconfigurable Processor (2008) | |||||||||||||||
Abstract | |||||||||||||||
| Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a datapath called a context from the on-chip repository of sixteen circuit configurations at runtime. The time-multiplexed execution based on the multicontext functionality is expected to drastically improve area and power efficiency. To demonstrate the impact of the timemultiplexed execution, we have implemented several stream applications on DRP with various context sizes. Throughout the evaluation based on real application designs, we analyzed the impact of the time-multiplexed execution on performance and power dissipation quantitatively. 1. | |||||||||||||||
Publication details | |||||||||||||||
| |||||||||||||||